Acknowledgment

I would like to take this opportunity to extend my deepest gratitude to my supervisor, Associate Professor Dr Chuah Hean Teik, of the Department of Electrical Engineering, Universiti of Malaya. His guidance and superb analytical skill have been instrumental in the success of this project. I am also grateful to fellow research colleagues in the Department of Electrical Engineering, University of Malaya for their assistance and companionships throughout the research. Special acknowledgment is also given to University of Malaya for awarding me this opportunity to pursue my research interest and the Malaysian Ministry of Science, Technology and the Environment for the financial support through IRPA Grant no. 03-02-05-6059. I am also indebted to Mr Alwyn Goh of the School of Computer Science, Universiti Sains Malaysia with whom I am collaborating under the IRPA grant for various logistics assistance.

Due recognition should also be given to Intel Test and Tooling Operation (iTTO) of Intel Technology Sdn Bhd, Penang, in which the writer is attached to as an engineer from May 1994 to May 1996. In particular I am grateful to Mr Chew Yuen Lin, former department manager of iTTO Penang for his generosity and profound visions in the semiconductor industry, and all the staffs of iTTO Penang for their understanding, co-operation and for being good friends.

Special thanks to all my friends and former coursemates who have been very supportive of my decision to return to the academics. Last but not least, I am greatly indebted to my family for their understanding, patience and support during the entire period of my study.